

# **EXTENDING PLANAR SINGLE-GATE CMOS & ACCELERATING THE REALIZATION OF DOUBLE-GATE/MULTI-GATE CMOS DEVICES**

John O. Borland<sup>1</sup>, Hiroshi Iwai<sup>2</sup>, Witek Maszara<sup>3</sup> and Howard Wang<sup>4</sup>

1. VSEA, 4 Stanley Tucker Dr., Newburyport, MA 01950

2. Tokyo Institute of Technology, Yokohama, 226, Japan

3. AMD, One AMD Place, Sunnyvale, CA 94088

4. TSMC, Hsinshu, Taiwan, 300, R.O.C.

## **ABSTRACT**

The end of the roadmap for planar single-gate (SG) CMOS seems to be drawing nearer as the industry increases research activities in double-gate (DG) and multi-gate (MG) CMOS novel device structures. Therefore, this paper will focus on how to extend the life of planar SG CMOS through 2016 and accelerate the understanding & realization of MG CMOS by 2007 through the use of advanced ion implantation techniques. The most critical area in future transistor design for improved device performance will be lateral and vertical source drain (S/D) engineering for SG, DG & MG transistor formation with CMOS bulk, epi or SOI technologies and the realization of new novel device structures to satisfy the current and future ITRS device application roadmaps.

## **INTRODUCTION**

The 2001 ITRS roadmap classifies logic devices into three different categories: 1) high performance (HP) logic devices for desktop computers which are highly scaled, highest performance and highest leakage current requiring very thin oxy-nitride gate dielectrics, low S/D parasitic resistance and enhanced channel mobility, 2) low operating power (LOP) logic devices for portable mobile systems with limited battery life like for notebook computers requiring high performance but lower leakage current and 3) low standby power (LSTP) logic devices for cell phones having low performance and lowest leakage current (1). Low leakage to extend battery life is most critical for low power logic devices therefore gate leakage reduction through migration to medium-k first (k=12) and then high-k (k=25) gate dielectrics and reducing junction leakage through thin SOI will be required in the next few years. Therefore, multiple device roadmaps are emerging depending on their application as shown in Fig.1 (2). Different logic and memory applications will also require variations in transistor design from HALO to Super HALO, strain-Si channel for mobility improvement, S/D extensions (SDE) with elevated S/D to lateral graded SDE (LG-SDE) and single S/D (LG-SS/D). Novel device structures will also vary from planar SG to vertical SG and eventually to DG and MG devices (Fig.2&3) (3,4). With the integration of these various transistor designs and novel device structures on the same chip for system-on-chip (SOC), new silicon wafer options are also emerging from traditional bulk Cz and Epi wafers to blanket SOI and new selective/patterned SOI wafers for partially depleted (PD)/SOI and fully depleted (FD)/SOI devices as shown in Fig.4 for 90nm, 65nm and 45nm technology nodes (5-8).

## MOS-FET Transistor Design Evolution From SG To DG & MG

SG planar CMOS transistor scaling has been demonstrated down to gate length ( $L_g$ ) of 6nm for logic devices as reported by Jeong et al (9). For DRAM trench capacitor cell designs, vertical SG transistors will be needed to continue scaling as reported by Divakaruni et al. and shown earlier in Fig. 2 (3). DG transistors have also been demonstrated at various  $L_g$  from 200nm down to 10nm in both the planar and vertical configurations as illustrated in Fig. 3 (4,7,10-16). Therefore, the question becomes when if ever will be the end of the roadmap for planar SG CMOS devices and can we realistically extend SG manufacturing to  $L_g=6nm$  over the next 15 years or will manufacturing costs and device performance limitations drive the move to DG & MG CMOS devices sooner.

### SINGLE-GATE CMOS

There is no foreseeable change in the fundamental design of the planar SG transistor through the end of the roadmap whether bulk, epi, or SOI technologies are used. However, changes for improved device performance will be made in the gate stack structure with the move to higher-k gate dielectric material and metal electrode. Also, several changes are possible in the transistor channel, source drain and contact region through dopant and material engineering such as: 1) higher dose super HALO (17), 2) LG-SDE for gate overlap control, improved lateral abruptness and short channel effect (SCE) control (7), 3) merged single S/D structures for lower resistance (18,19), 4) elevated S/D structures for improved resistance and silicide contacting (7), 5) new silicide material such as  $NiSi_2$  for lower contact resistance and gate poly resistance (2) and 6) strain-Si technology for channel mobility improvement (20,21). Most companies will continue to use deep S/Ds with bulk and epi wafers for good silicide contacting, low junction leakage and low S/D parasitic resistance while elevated S/Ds will first be used with PD/SOI devices at the 90nm node as film thicknesses go below 50nm limiting the amount of silicon available for silicide consumption and to achieve good contact formation. Also, super HALO at higher doses will be critical to control SCE and  $V_t$  thus eliminating the traditional  $V_t$  channel doping implant starting at the 90nm node. The move to epitaxial strain-Si layer for channel mobility enhancement has been on the SOI and high-k dielectric roadmaps for several years now but due to the high defect levels ( $10^5/cm^2$ ) compromises in the amount of strain-Si have been made so other methods to induce localized strain-Si have also been developed without the use of epitaxy.

### 300mm Silicon Wafers Options:

For improved silicon material quality at 300mm, a majority of IC manufacturers have switched to Epi wafers to maximize yield. Growing an epitaxial silicon layer on top of bulk Cz wafers eliminates grown in defects such as COP (22). For this same reason, SOI wafers are also using a top epitaxially grown silicon layer for both the SIMOX and wafer bonding manufacturing methods in order to achieve highest SOI silicon layer quality (23). The transition to 300mm has now been under way for 5 years starting back in 1997 at Infineon and will continue for the next 8 years before the expected first introduction of 450mm wafers in 2010.

Blanket SOI Wafers. In order to further reduce SIMOX manufacturing costs, the MLD (modified low dose) process was developed by researchers at IBM (5). Today there are 2 suppliers of 300mm oxygen implanters for SIMOX technology, IBIS in the US and

Hitachi in Japan. SOITEC in France, ELTRAN in Japan and Silicon Genisis in the US manufacture thin bonded SOI wafers. SOITEC uses hydrogen implantation induced wafer cleaving, Silicon Genisis uses combined hydrogen implantation with SiGe strain layer epitaxy for nano cleaving and ELTRAN uses epitaxy over porous silicon to induce cleaving (23). One of the main challenges for thin SOI wafer manufacturing is scaling the film thickness with each technology node while maintaining tight uniformities. At 180nm node the SOI film thickness for PD/SOI devices was 160-170nm. For 130nm node the SOI film thickness was reduced to a range between 79-120nm and for the 90nm node the film thickness range is expected to be between 30-60nm therefore, PD-SOI film thickness is approximately equal to  $L_g$  (5,17). With thinner SOI films, tighter control on thickness uniformity is critical since this directly defines the device channel region and variations will directly impact  $V_t$  control as shown in Fig. 5 and ring oscillator delay as reported by Shahidi (17). For FD/SOI devices the SOI film thickness is targeted to be about  $0.2-0.3 \times L_g$  so at 90nm node with  $L_g=50\text{nm}$  the FD/SOI film thickness will be 10-15nm and at 65nm node with  $L_g=30\text{nm}$  the SOI film is expected to be only 6-9nm thick (4). Very thin SOI film thickness uniformity and control for these fully depleted devices will be a major challenge especially for bonded SOI wafer manufacturers in the future. Again, as mentioned above, as the SOI top silicon film gets thinner S/D parasitic resistance goes up and contacting silicide becomes a problem requiring the use of elevated S/D structures.

Patterned/Selective SOI Wafers. For embedded memory and other SOC applications, logic devices on SOI material and memory devices on bulk material may be preferred. Therefore, two different approaches to realize logic devices in SOI and DRAM trench capacitor memory devices in bulk (non-SOI) have been recently reported. Researchers at IBM reported using the SIMOX method with a patterned mask for the oxygen implant resulting in regions on a bulk wafer with patterned SOI structures as shown in Fig.6a (5). Other researchers at Toshiba reported using the bonded SOI wafer approach with patterned etch back through selected SOI regions down to the bulk wafer followed by selective epitaxial growth in these non-SOI regions forming selective SOI shown in Fig.6b (6). Other SOC embedded device applications include bipolar RF devices where the vertical SiGe bipolar device can be on bulk (non-SOI) or SOI material (17).

#### Lateral Device Isolation Improvements

Shallow trench isolation (STI) is still the standard isolation structure however, well to well and  $n^+$  to  $p^+$  device isolation is becoming limited by tilted high energy implantation mask shadowing and encroachment (23-26). For high packing density SRAMs, improved  $n^+$  to  $p^+$  device isolation with 15% cell size reduction was reported by Yamashita et al. for sub-90nm embedded SRAM when they went to zero degree tilt for the high energy well implants (24). At 90nm and below requiring  $<0.3\mu\text{m}$   $n^+$  to  $p^+$  spacing, zero tilt high energy implantation with precise implant angle control and beam parallelism will be necessary to maintain uniform across wafer device parametrics with tightest packing density (25, 26).

#### Gate Stack Evolution

The gate dielectric material has evolved from silicon dioxide ( $\text{SiO}_2$ ) to oxynitrides ( $\text{SiON}$ ) and nitride/oxide ( $\text{SiN/SiO}_2$ ) sandwich structures as the gate thickness scaled below 2.2nm to the current range of 1.2nm at 90nm node. To reduce gate leakage for low

power CMOS higher dielectric constant materials are needed so medium-k ( $k=12$ ) gate dielectrics like HfSiON and  $\text{HfO}_2/\text{Al}_2\text{O}_3$  may be used first before going to true high-k ( $k=25$ ) dielectrics like HfO [2,27-29]. There are still major manufacturing and integrations issues before medium-k and high-k gate dielectrics can be used such as surface interface control and surface mobility degradation along with fundamental mature deposition equipment and a stable process. The gate electrode will also evolve from current poly-Si to poly SiGe and then to metal. Again, much R&D still needs to be done before a replacement gate electrode to polysilicon can be implemented.

### Channel Evolution

As  $L_g$  scales, HALO dose increases (super HALO) to improve SCE (short channel effects) and reduce  $V_t$  roll-off but if the dose is too high reverse short channel effect (RSCE) occurs as illustrated in Fig. 7 for super HALO with PD/SOI (17). Also, as  $L_g$  shrinks, at some point the HALOs will begin to overlap as shown in Fig.8 thereby increasing the transistor channel region doping level into the upper  $E_{18}$  to lower  $E_{19}/\text{cm}^3$  level thereby degrading channel mobility (2,16,30). For sub-50nm  $L_g$ ,  $V_t$  implants may be dropped and HALO implants will be used to control  $V_t$  for bulk and SOI devices. As the channel concentration increases above  $2E_{18}/\text{cm}^3$  for  $L_g < 50\text{nm}$  for SCE control, mobility degrades as reported by Ghani et al. and shown in Fig.9 (30). This leaves only three options: 1) either improve channel mobility through the implementation of strain-Si channel technology as announced recently by Intel for 90nm node SRAM (21), 2) reduce HALO dose (channel doping concentration) through SD engineering with improved SDE lateral abruptness and ultra shallow junction as realized through LG-SDE for  $L_g < 50\text{nm}$  (7,31) or 3) move to FD-SOI having SG or DG transistors with light to no doping in the channel (11,12,16). Options 2 and 3 will be described latter. Improved electron mobility for strained-Si on either SiGe bulk or SiGe/SOI wafers was reported by Z. Cheng et al. (20). A thin strained silicon epilayer on top of relaxed SiGe buffer epilayer has been reported to increase mobility by up to 1.8x for electron mobility and less for hole mobility. This technique can also be applied to SOI wafer manufacturing called SSOI (strained silicon on insulator) or SGOI (SiGe SOI) as reported by IBM using wafer bonding SOI and Toshiba with SIMOX SOI though much more defect reduction is still needed to realize a thin PD/SSOI or PD/SGOI strain-Si layer structure especially for SIMOX wafer technology (5,32). The best strain-Si on SiGe epilayer has about  $10^5$  defects/ $\text{cm}^2$ . Therefore compromises have been made to achieve a much lower level of strain-Si by other techniques such as localized strain-Si by STI formation, layered CVD oxide deposition or a few percent Ge implantation for example.

### Vertical & Lateral Source Drain Engineering & Contact Formation Evolution

SDE and deep S/D. Current transistor designs use separate shallow SDE junction and deep S/D contacting junction implants and masks as illustrated in Fig. 10 (19,33). The optimization of SDE vertical junction depth ( $X_j$ ) and lateral junction depth ( $Y_j$ ) called gate overlap/under diffusion and lateral abruptness in order to maximize device drive current is illustrated in Figs. 11 for under-diffusion and lateral abruptness optimization and in Fig. 12 for SDE and single-S/D junction depth optimization (30, 18). To control the SDE gate overlap precisely, off-set spacers are becoming standard at 90nm and beyond for both bulk and SOI devices (34, 35). Fig. 13 shows as updated roadmap for the most advanced logic devices taken from data reported in the ITRS-2001 and combined with the most recent customer inputs (1, 30, 36). For HP logic devices using oxynitride gate dielectric with poly electrode, high temperature dopant activation

annealing can be used for the SDE, deep S/D and poly gate doping activation and diffusion (37). However, starting at the 90nm node, the ultra shallow junction (USJ) requirements for SDE necessitates diffusion-less dopant activation annealing at either high temperatures or low temperatures while the deep S/D and poly gate doping will still require some dopant diffusion. Therefore, from a process integration point of view several companies will adopt the disposable spacer processing for SDE allowing the use of traditional high temperature spike/RTA annealing with dopant diffusion for the deep S/D and gate poly doping followed by either high temperature Flash annealing or low temperature SPE (solid phase epitaxy) annealing for diffusion-less dopant activation to achieve shallow and abrupt SDE junctions with gate overlap control as shown in the roadmap in Fig. 13 (37-39). For low power logic devices using high-k gate dielectrics and metal electrodes, low temperature dopant activation techniques will be required to prevent crystallization of the amorphous high-k gate material (37). Fortunately, the acceptable levels of junction leakage current for HP and LOP logic devices are within the acceptable range observed with low temperature SPE diffusion-less annealing (1, 37, 40). LSTP logic devices may require a combination of low temperature SPE annealing first followed by high temperature Flash annealing to further improve junction leakage at the expense of low  $R_s$  (sheet resistance). Further improvements in device performance can also be achieved with single-S/D as shown in Fig. 12 with the merging of the shallow SDE junction and deep S/D contact junction into a single junction with junction scaling as reported by Ozterk et al. shown in Fig. 10 (19). Single-S/D structures will require the use of elevated S/D contacting structures in order to achieve low S/D parasitic resistance and good silicide contacting just as SOI devices at 90nm and beyond with thin SOI <50nm thick now requires elevated S/D structures. For this reason single-S/D structures will first be implemented in SOI technology while bulk non-SOI devices will still require deep S/D to maintain low S/D parasitic resistance and good silicide contacting. Some companies have proposed a third deeper contacting junction for bulk CMOS devices (41, 42). Once bulk CMOS devices switch to elevated S/D then they too could merge the deep and shallow S/D junctions forming single-S/D.

Single-S/D. A simple way to transition from separate shallow SDE and deep S/D junction structures to a single-S/D structure is by using multiple high tilt implantation through the off-set spacer to form lateral graded SDE (LG-SDE) or single S/D (LG-SS/D) in either terraced shape (multi-mode implant) or wedged shape (rotation-mode implant) as shown in Fig. 14 (7). On one side of the gate stack structure the high tilt will implant the SDE or S/D dopant through the off-set spacer to achieve the desired gate overlap dopant encroachment. The other side of the gate stack structure will shadow the high tilt implant placing the dopant precisely at a distance away from the gate edge for the deeper contacting junction independent of the side wall spacer thickness control. Rotating the wafer for multiple twist implants ie. 4 to 8 rotations for a given tilt will create a terraced or wedged lateral structure as shown in Fig. 15 (7). Since the tilted implant is done through the off-set spacer the integration of this process can result in 2 mask savings with elevated S/D in SOI or bulk technology (Fig. 16) or when using a disposable spacer process flow that requires deep S/D for bulk contacting (Fig.17). Rotating the wafer from 0 degree orient/twist (A) to 45 degree twist (B) will also affect the lateral graded structure illustrated in Fig. 16 forming a triple LG-SDE (A) at 0 twist to a double LG-SDE (B) with a 45 degree twist using quad-mode implantation. If both 0 and 45 degree oriented transistors are present then an octa/8-mode implant (A+B) will be needed resulting in a penta/5-layered terraced LG-SDE structure. Conceptually, the

potential device benefits of the LG-SDE and LG-SS/D terraced or wedged structure are: 1) improved gate overlap control and SCE due to shallower  $X_j$ , more  $Y_j$  and good lateral abruptness, 2) reduction in HALO dose so no channel mobility degradation and thereby delaying the need for strained-Si channel technology, 3) reduced gate overlap capacitance and junction capacitance and 4) improved  $I_{dsat}$  and increased ring oscillator speed due to lower  $R_{ext}$  (31). If using elevated S/D structures then a selective poly deposition process is preferred over a selective epi deposition process to avoid issues with side wall faceting control and interface surface cleaning sensitivity. This can be achieved using controlled interface cleaning with selective HF vapor etching (43, 44).

Elevated S/D. As mentioned earlier, elevated S/D will first be used at 90nm node with PD/SOI devices due to shallow S/D formation on thin silicon SOI layers of <50nm. As the deep S/D on bulk CMOS devices scale below 40nm junction depth it will also adopt elevated S/D at  $L_g$  between 20 and 40nm. Important to note is that the selective silicon (epi or poly) deposited structure does not have to be doped provided the silicide contact metalization process step completely consumes the planar facet free elevated silicon structure (43, 45-47).

Contacting Silicide: To reduce both contact and gate resistance the silicide process has evolved from  $TiSi_2$  to pre-amorphization  $TiSi_2$  to the current  $CoSi_2$  process. In the near future it will migrate to  $NiSi$  in order to further reduce poly gate resistance (2). To achieve good contacting a certain amount of silicon must be consumed. With SOI devices contacting becomes more problematic where the S/D parasitic resistance increases as the thickness of the SOI layer is reduced due to the higher resistance of the thin junction layer under the silicide layer preventing the current to spread and small interface contact area, therefore the need for elevated S/D (13, 16).

### Novel SG Device Structure

Asymmetrical Transistor: For several years now asymmetrical transistors have been used by at least 6 companies in memory device applications around the world (36). They were fabricated using asymmetrical HALO implants because only medium current implanters were capable of the high tilt implant required and would take several hours to do the higher dose asymmetrical SDE implant (48). With the introduction of single wafer high tilt high current implanter with 60 degree tilt capabilities (VISta-80), it is now possible to fabricate asymmetrical SDE devices as reported by Ghani et al. thus allowing further  $L_g$  channel scaling (49). Their results showed the importance of a minimal SDE gate under diffusion (overlap) value on the source side compared to the drain side on device performance.

Flash Memory Source Rail. Another unique application of high tilt high current implantation is for NOR flash memory source rail doping along the STI structure as reported by Song et al., (50). Using high tilt high dose implantation they obtained 25% lower source rail resistance in the trench topography. Today at least 8 flash memory companies are using self-align source line (SAS) with STI doping in manufacturing (36).

Vertical SG CMOS. As mentioned earlier, DRAM trench capacitor cell designs will remain on bulk silicon (non-SOI regions) and will evolve from planar SG to vertical SG transistors in order to scale the cell size down to sub- $8F^2$  for 16Gb generation as shown earlier in Fig. 2 (3). Tilted angle implantation and/or plasma implantation can

provide unique alternative 3-D doping capabilities for DRAM trench capacitor and stack capacitor cell designs. This vertical SG transistor design for DRAMs can also be used for embedded DRAM SOC with SOI logic devices using selective/patterned SOI wafers as reported by Sadana using patterned implanted SIMOX wafers and by Yamada et al. using selective epi on bonded SOI wafers shown earlier in Fig.6 (5, 6).

## DOUBLE-GATE & MULTI-GATE CMOS

With expected difficulties in future scaling of single-gate FD/SOI CMOS devices the IC industry is looking at double-gate FD/SOI devices initially as a promising niche application alternative at  $L_g < 20\text{nm}$  for the sub-45nm technology node. The silicon channel thickness in a DG FD/SOI transistor ( $0.75\text{-}0.5 \times L_g$ ) must be thin enough to realize fully depleted channels for both gate structures and therefore expected to be thicker than SG FD/SOI ( $0.2\text{-}0.3 \times L_g$ ) and therefore better SOI wafer manufacturing scalability (4). For MG FD/SOI the thickness now becomes equal to  $L_g$ . Other benefits include undoped to lightly doped channel so no mobility degradation and easing the concern of random dopant fluctuation effects, better SCE control and higher device drive currents. Also, lateral S/D dopant engineering and contact formation technique will be used for DG & MG novel devices as described earlier for the SG device architectures.

### Planar (Top/Bottom) DG CMOS

In the planar DG structure one of the most difficult challenges and therefore critical requirements is the alignment of the top gate to the bottom gate (4). The simplest method is using wafer bonding techniques but here gate alignment is most difficult. Using multiple high tilt implantation the LG-SDE or LG-SS/D structure can also be formed for the planar DG structure as shown in Fig. 18 (7). Another approach is to use selective epitaxy with lateral growth through a tunnel to form first the source, then channel (tunnel) and lastly the drain. For this structure no SOI starting wafer is needed but this is a complicated structure to achieve and the lateral channel-S/D doping profiles for HALO, SDE & S/D are not realized using ion implantation.

### FIN-FET DG & MG CMOS

The FIN-FET DG structure is the easiest to fabricate and thus currently the most popular DG structure found in the literature. For the FIN-FET design, the SOI silicon film thickness determines the minimum gate width ( $W_g$ ) dimension so thicker SOI layers are required. With this structure, high tilt implantation up to 45 degree tilt for SDE and S/D prior to elevated S/D for improved salicide contacting will be required as reported by Kedzierski et al. (14). Additional flexibility for designing asymmetrical n+/p+ poly gate by high tilt poly gate implant doping is another option in transistor design for undoped channels as shown in Fig. 19 (14). If  $W_g$  is scaled down to equal  $L_g$  then a triple/multiple-gate structure can easily be realized as reported by Chau et al. of Intel (51). Again, multiple high tilt implantation for LG-SDE and LG-SS/D structures can be used with the various FIN-FET device structures. To create devices with various gate width, multi-FIN structures will be required (15).

### Vertical Pillar DG CMOS

For the pillar DG design also called Vertical Gate Replacement (VGR) transistor an SOI wafer is also not necessary and the S/D, SDE and channel regions are selective epitaxially grown and doped (4). With the replacement gate process, high-k gate

dielectric can be designed but HALOs are not possible and the SDE is formed by dopant diffusion from doped oxide spacers. If the gate structure goes completely around the pillar or planar DG structure you get a quadruple-gate called gate all around or surround gate as shown in Fig. 3 (4).

## SUMMARY

Multiple types of transistor designs and silicon wafers will be used as we continue to scale devices to meet the multitude of SOC applications in the future. Various 300mm wafer types including bulk CZ, epi, SOI and patterned SOI wafers will be necessary to accommodate planar and vertical SG as well as MG CMOS novel device structures. One key factor in extending SG designs and realizing DG/MG devices will be the use of flexible and uniform tilt angle ion implantation for precise dopant placement in 3-D (both vertically and laterally) for novel device structures.

## REFERENCES

1. ITRS-2001 PIDS roadmap ([www.public,itrs.net](http://www.public.itrs.net)).
2. H. Iwai, VSEA vTech seminar presentation material July 22, 2002.
3. Divakaruni and Bronner, the Electrochemical Society, PV2001-2, March 2001.
4. W. Maszara, MRS Symp. Proc., vol. 686, p.59, 2001 and VSEA vTech seminar presentation material July 22, 2002.
5. D. Sadana, VSEA vTech seminar presentation material July 22, 2002.
6. Yamada et al., VLSI Symposium 2002, section 12.1, June 2002.
7. J. Borland, VSEA vTech seminar presentation material July 22, 2002.
8. D. Volgar, WaferNEWS, p. 9, August 5, 2002.
9. M. Ieong et al., SSDM-2002 meeting, section A-3-1, p.136, Sept. 2002.
10. M. Bohr, the Electrochemical Society PV2001-2, March 2001, p. 463.
11. L. Mathews et al., Nanotechnology Workshop of the IEEE 2002 VLSI Symposium, June 2002, p.5.
12. C. Hu, Nanotechnology Workshop of the IEEE 2002 VLSI Symposium, June 2002, p.1.
13. F. Yang et al., IEEE 2002 VLSI Symposium, June 2002, section 11.2, p. 104.
14. J. Kedzierski et al., IEEE IEDM-2001, Dec. 2001, section 19.5, p.437.
15. Y. Choi et al., IEEE IEDM-2001, Dec. 2001, section 19.1, p.421.
16. D. Hisamoto, IEEE IEDM-2001, Dec. 2001, section 19.3, p. 429.
17. G. Shahidi, VSEA vTech seminar presentation material July 22, 2002.
18. C. Osburn et al., Jour. of Vac. Science & Technology, vol. 18, Jan-Feb. 2000.
19. M. Ozterk et al., the Electrochemical Society May 2002 meeting, to be published.
20. Z. Cheng et al., Material Research Society proceedings vol. 686, p.21.
21. M. Bohr, Intel technical press release on 90nm process technology Aug. 2002.
22. J. Borland, Semiconductor International, part 1 April 1989, p. 144, and part 2 May 1989, p. 154.
23. J. Borland, Semiconductor International, April 2001, p.70.
24. Yamashita et al., SSDM, Sept. 2001, section A-6-4, p. 190.
25. Y. Inoue, VSEA vTech seminar presentation material July 22, 2002.
26. J. Borland, the Electrochemical Society, PV2001-1, p.273.
27. K. Rim et al., IEEE 2002 VLSI Symposium, June 2002, section 2.1, p. 12.
28. E. Young, the Electrochemical Society, PV 2002-2, p. 735, May 2002.



29. H. Kang, VSEA vTech seminar presentation material July 22, 2002.
30. T. Ghani et al., IEEE 2000 VLSI Symposium, June 2000, section 18.1, p. 174.
31. H. Wang, TSMC, private communications on LG-SDE concept.
32. T. Mizuno et al., IEEE VLSI Symposium 2002, section 11.3, p.106.
33. S. Thompson et al., Intel Technology Journal Q3 1998.
34. S. Thompson, short course presentation material at the IEDM-1999.
35. S.Narasimha et al., IEEE IEDM-2001, section 29.2, p. 625, Dec. 2001.
36. J. Borland, customer data inputs, Nov. 2002.
37. J. Borland et al., Solid State Technology, vol. 45, no. 6, p. 83, June 2002.
38. M. Mansoori et al., VSEA vTech seminar presentation material July 22, 2002.
39. E. Paton, VSEA vTech seminar presentation material July 22, 2002.
40. K. Jones et al., I-Sematech SDEWG meeting presentation material Oct. 15, 2002.
41. J. Check et al., the Electrochemical Society, PV99-18, p.275.
42. Wang et al., Mosel Vitelic, US patent Oct. 27, 1998, #5,827,747.
43. J. Borland, Univ. of Calif. At Berkeley extension class on polysilicon lecture notes 1993-2000.
44. J. de Larios et al., SSDM-93, p.140, Sept. 1993.
45. J. Borland, invited IEDM-97 paper, section 2.1, p.12, Dec. 1997.
46. C. Wei et al., IEEE VMIC-1989, p.136.
47. C. Wei et al., the Electrochemical Society, PV 89-9, p.637, 1989.
48. Y. Ponomarev, Semicon Japan 2000 presentation material, Dec. 2000.
49. T. Ghani et al., IEEE VLSI Sym. 2001 section 3A-1, June 2001.
50. Y. Song et al., IEEE, IEDM-2001, Dec. 2001, section 2.4, p.37.
51. R. Chau et al., SSDM-2002, Sept. 2002, p.68.




Fig.1: Multiple (HP, LOP & LSTP) logic device roadmaps (2).




Fig.2: Evolution from planar to vertical SG transistor for DRAM (3).




Fig.3: Evolution from SG to various DG & MG transistor designs (4).




Fig.4: Wafer, transistor & novel device structure evolution.




Fig.5: SOI film thickness sensitivity on  $V_t$  and SCE (17).




Fig.6a&b: Selective/patterned SOI wafer for embedded/SOC (5,6).




Fig.7: Super HALO for PD/SOI (17).




Fig. 8: HALO overlap for narrow Lg (2).




Fig. 5 Universal mobility vs. channel impurity scattering dominated regimes. Device falls off the universal mobility controlled regime for 35nm  $L_{GATE}$ .

Fig.9: Channel doping concentration effects on mobility (30).




Fig.10: Merging SDE and deep S/D into single junction (19).




Fig.11: Lateral abruptness and gate overlap optimization (30).




Fig.12: SDE and single S/D junction depth optimization (18).

Year	2001	2003	2005	2007	2009	2011	2013	2015
Node (nm)	130	90	65	45	32	23	16	11
Lgate (nm)	70	50	35	25	18	13	9	6
Wafer size (mm)	200	300	300	300	300	450	450	450
EOT (nm)	1.5	1.2	0.8	0.6	0.5	0.45	0.4	0.3
SDE Xj (nm)	35	24	17	12	8.5	6.0	4.2	3.0
SDE Rs (ohms/sq.)	400	550	830	830	940	1015		
SDE (dopant/cm <sup>3</sup> )	5E19	8E19	1.0E20	1.5E20	2.0E20	2.5E20		
SDE Yj (nm)	16	11	8	5.6	4	2.8	<2	
Abruptness (nm/dec)	7.2	4.1	2.8	2	1.4	1	<1	
HP-leakage (A/cm <sup>2</sup> )	15	100	1E3	5E3	1E4	2E4	6E4	1E5
LOP-leakage (A/cm <sup>2</sup> )	1	1.5	2	5	10	20	50	100
LSTP-leakage (A/cm <sup>2</sup> )	1E-3	1.5E-3	2E-3	5E-3	1E-2	2E-2	5E-2	0.10

Fig. 13: Updated roadmap targets for advanced logic devices.

### New Multiple High Tilt Implant (Quad-mode or Rotation)




Fig.14: LG-SS/D wedged or terraced shaped structure using multiple high tilt implantation (7).




Fig.15: PoGI high tilt quad-mode multiple implantation to form LG-SDE or LG-SS/D terraced or wedged shape structure (7).




Fig.16: Elevated S/D (epi or poly) and wafer orient/twist effects on the LG-SS/D structure (7).




Fig. 17: LG-SDE with separate deep S/D contacting implant (7).




Fig. 18: Planar DG with LG-SS/D or LG-SDE (7).




Figure 2: Top Down SEM, of a  $\langle 110 \rangle$ -SDG FinFET device after gate and hardmask etch. Device measurements:  $T_{Si} = 15nm$ ,  $L_{poly} = 60nm$ .




Figure 3: Xsection of a  $\langle 110 \rangle$ -SDG FinFET perpendicular to current flow. Measurements:  $T_{Si} = 20nm$ ,  $T_{ox} = 1.6nm$ ,  $T_{poly} = 150nm$ ,  $W = 13nm$  (2x Fin Height). Inset shows TEM of fin and gate oxide.




Figure 4: Top Down SEM, of  $\langle 100 \rangle$ -SDG FinFET before and after selective Si-implant. Device measurements:  $T_{Si} = 20nm$ ,  $L_{poly} = 80nm$ .




Figure 5: Xsection SEM of ADG NMOS FinFET perpendicular to current flow.  $T_{Si} = 40nm$ ,  $T_{ox} = 2.2nm$ ,  $T_{poly} = 120nm$ ,  $W = 2.6nm$  (2x Fin Height). Inset shows the simulated doping profile after extension implant.

ADG  
n+ & p+  
poly gate

Fig.19: FIN-FET with asymmetrically doped DG (n+ & p+) (14).