

# Optimized $\text{BF}_3$ P<sup>2</sup>LAD Implantation With Si-PAI For Shallow, Abrupt and High Quality p<sup>+</sup>/n Junctions Formed Using Low Temperature SPE Annealing

Susan Felch, John Borland, Ziwei Fang and Bon-Woong Koo  
Varian Semiconductor Equipment Associates  
Gloucester, MA 01930, USA

Hans Gossmann  
Agere Systems  
Berkeley Heights, NJ 07922, USA

Kevin Jones and Chad Lindfors  
University of Florida, 525 Engineering Bldg. #33  
Gainesville, FL 32611, USA

**Abstract-** Shallow junction formation by low temperature SPE (solid phase epitaxial growth) is an attractive activation technique, as it can be easily integrated into disposable spacer or high-k gate process schemes for sub-100nm technology nodes. In this paper we report our experimental results using  $\text{BF}_3$  P<sup>2</sup>LAD implantation at wafer biases between 600V and 5kV and low temperature SPE annealing in the 550-650°C range to achieve shallow and abrupt p<sup>+</sup>/n junctions. Using various Si-PAI (pre-amorphizing implantation) conditions between 5keV and 30keV, we were able to optimize the location of the PAI residual implant damage relative to the electrical junction depth to achieve acceptable junction leakage values. Using specially prepared samples with simulated pMOS dopant profiles, p<sup>+</sup>/n junction leakage current as a function of the difference between the junction depth and the location of the PAI damage ( $X_j - \text{EOR}$ ) could be determined. The  $X_j - \text{EOR}$  values were also verified by SIMS and cross-sectional X-TEM micrographs.

## I. INTRODUCTION

As technology advances and semiconductor devices continually shrink, the source/drain extension junction depths must decrease to minimize short-channel effects and maximize device performance. The 2001 version of the International Technology Roadmap for Semiconductors [1] predicts that the 70 nm technology node will require source/drain extensions with junction depths of 12-19 nm and a maximum sheet resistance of 830 ohms/sq. In addition, the gate dielectric equivalent oxide thickness must decrease, which necessitates the migration from  $\text{SiO}_2$  to oxynitrides to high-k dielectrics. However, high-k dielectric materials cannot survive the high-temperature activation anneals that have been traditionally used, since these materials crystallize at such high temperatures. As a result, a low-temperature, alternative, annealing and dopant activation technique is needed. Solid phase epitaxy (SPE), where annealing occurs at temperatures of 550-700°C, is one candidate to meet these needs [2,3,4,5]. This paper presents results of SPE annealing where the dopants were implanted by an alternative, ultra-low energy doping technology called Pulsed Plasma Doping (P<sup>2</sup>LAD).

## II. EXPERIMENTAL

All of the wafers used in this study were 200-mm, n-type, (100) silicon substrates with resistivities of 10-20  $\Omega\text{-cm}$ . The wafers were implanted without any pre-cleans. Some of the samples were pre-amorphized with  $\text{Si}^+$  or  $\text{Ge}^+$  ions, while the others remained as crystalline silicon. The dopant boron atoms were implanted with  $\text{BF}_3$  Pulsed Plasma Doping using VSEA's P<sup>2</sup>LAD research test stand [6]. Wafer biases of -600 V to -5 kV and targeted doses of  $1\text{-}5 \times 10^{15} \text{ cm}^{-2}$  were studied. The SPE annealing was performed on a proprietary hot chuck at temperatures of 560-650°C and times of 3-30 min. in a  $1 \times 10^{-6}$  Torr vacuum.

Characterization of these samples consisted of sheet resistance measurements, Hall van der Pauw measurements, secondary ion mass spectrometry (SIMS) profiling, transmission electron microscopy (TEM), and reverse-bias diode leakage currents. The sheet resistance was measured at the center of a wafer with a manual, four-point probe, while the contact voltage was also measured to insure good pin contact to the doped region as opposed to punchthrough to the silicon substrate. The SIMS profiles were performed with a PHI quadrupole SIMS instrument using 1 keV  $\text{O}_2^+$  primary ions at a 60° angle of incidence and oxygen leak. Both plan-view and cross-sectional TEM were used to measure the defect density after SPE and the location of any residual defects, respectively.

The quality of the p<sup>+</sup>-n junctions formed with SPE annealing was evaluated with diode test structures. An n-well similar to that seen in actual pMOS devices, with an average dopant concentration of about  $5 \times 10^{17} \text{ cm}^{-3}$ , was first formed by a series of 4 implants (500 keV  $\text{P}^+$  at  $2 \times 10^{13} \text{ cm}^{-2}$ , 250 keV  $\text{P}^+$  at  $1 \times 10^{13} \text{ cm}^{-2}$ , 100 keV  $\text{P}^+$  at  $5 \times 10^{12} \text{ cm}^{-2}$ , and 20 keV  $\text{P}^+$  at  $1.2 \times 10^{12} \text{ cm}^{-2}$ ) followed by a furnace anneal at 800°C for 30 min. in  $\text{O}_2$ . Most of the diode wafers were then pre-amorphized with  $\text{Si}^+$  ions with energies of 5-30 keV to a dose of  $1 \times 10^{15} \text{ cm}^{-2}$ . Next, the boron dopant was introduced with  $\text{BF}_3$  P<sup>2</sup>LAD at wafer biases of -0.6 kV to -5.0 kV and targeted doses of  $5 \times 10^{15} \text{ cm}^{-2}$  or  $2 \times 10^{16} \text{ cm}^{-2}$ . An SPE anneal at 560°C for 15 min. followed the P<sup>2</sup>LAD step. Finally, mesa




Figure 1. Sheet resistance as a function of P<sup>2</sup>LAD dose for non-preamorphized samples.

diode structures were formed by application of Apiezon wax dots, wet etch of the exposed silicon, and removal of the wax. The reverse bias leakage current density was measured at  $-1$  V with a 3-probe method: two probes on the implanted electrode for bias supply and bias voltage measurement and one probe on the silicon base for collecting the leakage current.

### III. RESULTS AND DISCUSSION

Sheet resistance as a function of P<sup>2</sup>LAD dose for non-preamorphized samples is presented in Fig. 1. The boron ions were implanted with 5.0 kV P<sup>2</sup>LAD, followed by a 650°C SPE anneal. The most striking observation from this data is the extremely high sheet resistance values. Clearly this anneal with non-preamorphized substrates does not produce junctions that satisfy the sheet resistance requirements of advanced devices. Nevertheless, these wafers do exhibit decreasing sheet resistance with increasing dose, as is traditionally observed with high-temperature anneals.




Figure 2. Sheet resistance as a function of P<sup>2</sup>LAD dose for samples pre-amorphized with 10 keV Si<sup>+</sup> ions to a dose of  $1 \times 10^{15}$  cm<sup>-2</sup> and annealed at 560°C for 15 min.




Figure 3. Sheet resistance as a function of P<sup>2</sup>LAD energy for samples pre-amorphized with 10 keV Si<sup>+</sup> ions to a dose of  $1 \times 10^{15}$  cm<sup>-2</sup> and annealed at 560°C for 15 min.

Fig. 2 displays the sheet resistance as a function of P<sup>2</sup>LAD dose for samples pre-amorphized with 10 keV Si<sup>+</sup> ions to a dose of  $1 \times 10^{15}$  cm<sup>-2</sup> and annealed at 560°C for 15 min. For the P<sup>2</sup>LAD wafer bias of 1 kV, all of the dopant is located in amorphous silicon. As a result, the expected trend of lower sheet resistance with increasing dose is observed.

Sheet resistance as a function of P<sup>2</sup>LAD energy for samples pre-amorphized with 10 keV Si<sup>+</sup> ions to a dose of  $1 \times 10^{15}$  cm<sup>-2</sup> and annealed at 560°C for 15 min. is shown in Fig. 3. As the PLAD wafer bias is increased from 0.6 kV to 2 kV, the sheet resistance decreases due to the larger number of dopants under the solid solubility limit, which can be electrically activated. However, when the wafer bias is increased to 5 kV, a substantial amount of the dopant lies in crystalline silicon beyond the amorphous/crystalline interface and thus is not activated by the SPE anneal, resulting in an increased sheet resistance.

Fig. 4 exhibits depth profiles of boron concentration measured by SIMS for wafers pre-amorphized with 30 keV Ge<sup>+</sup> ions to a dose of  $1 \times 10^{15}$  cm<sup>-2</sup>, plasma-doped with boron




Figure 4. Depth profiles of boron concentration measured by SIMS for wafers pre-amorphized with 30 keV Ge<sup>+</sup> ions to a dose of  $1 \times 10^{15}$  cm<sup>-2</sup>, plasma-doped with boron to a dose of  $5 \times 10^{15}$  cm<sup>-2</sup>, and SPE-annealed at 580°C for 15 minutes.




Figure 5. Boron pile-up depth as measured by SIMS and EOR damage layer depth as measured by cross-sectional TEM for various  $\text{Si}^+$  pre-amorphization energies.

to a dose of  $5 \times 10^{15} \text{ cm}^{-2}$ , and SPE-annealed at  $580^\circ\text{C}$  for 15 minutes. The profiles for 5 different P<sup>2</sup>LAD wafer biases show that the profiles continually become deeper as the wafer bias increases. All of the profiles closely resemble their respective as-implanted profiles, except for the 5.0 kV profile which has some dopant pile-up between 43 and 50 nm. Since the amorphous layer thickness for this pre-amorphization condition can be estimated to be about 40-45 nm [7,8], the defects associated with the amorphous/crystalline interface (often called end-of-range [EOR] defects) must be responsible for getting some boron to that region. Cross-sectional TEM measurements were made to confirm that the damage layer depth agreed with the pile-up depth measured by SIMS (see Fig. 5). The pile-up depths were found to be about 28% shallower, which could possibly be explained by differences in the two techniques' depth calibrations or if the dopants actually segregate to a region just before the damage layer.

A plot of sheet resistance as a function of junction depth for several samples that were pre-amorphized with  $\text{Si}^+$  or  $\text{Ge}^+$  ions and annealed by SPE is presented in Fig. 6. The requirements of the various technology nodes as predicted by the 2001 ITRS [1] are also included. The dashed line




Figure 6. Sheet resistance as a function of junction depth for several samples that were pre-amorphized with  $\text{Si}^+$  or  $\text{Ge}^+$  ions and annealed by SPE.




Figure 7. Leakage current density for  $\text{p}^+\text{-n}$  diodes as a function of the difference between the dopant junction depth and the location of pre-amorphization end-of-range defects ( $X_j - \text{EOR}$ ).

represents the “SEMATECH” curve, which indicates the lower limit attained by a collection of rapidly annealed,  $\text{B}^+$ -implanted wafers. These data show that the sheet resistance values obtained with  $\text{Si}^+$  PAI are substantially lower than those obtained with  $\text{Ge}^+$  PAI, especially for the shallowest junction depths. More importantly, SPE on  $\text{Ge}^+$  PAI wafers appears to satisfy the requirements of the 80 nm technology node and just touches the 65 nm node, while SPE on  $\text{Si}^+$  PAI wafers seems to reach the 45 nm node.

Fig. 7 displays the leakage current density for  $\text{p}^+\text{-n}$  diodes as a function of the difference between the dopant junction depth and the location of pre-amorphization end-of-range defects ( $X_j - \text{EOR}$ ). When the junction depth is close to the EOR region, the residual defects lie in the junction's depletion region and contribute to high leakage current values, as observed. As the junction depth moves away from the EOR region in either direction, fewer defects are located in the depletion region and the leakage current improves. In particular, when a PAI energy of 10 keV and a P<sup>2</sup>LAD condition of 5 kV and  $2 \times 10^{16} \text{ cm}^{-2}$  were used, leakage current densities of  $4.2 \times 10^{-5}$  and  $1.8 \times 10^{-6} \text{ A/cm}^2$  were observed, which are significantly below the ITRS acceptable level for off-state leakage of low-power CMOS devices [1,9]. In addition, when the diodes were subsequently annealed at  $900^\circ\text{C}$  for 30 s, the leakage current density was reduced by several orders of magnitude as many of the defects were annealed out and/or the junction depth moved even further from the EOR region.

The leakage current densities for diodes that had not been pre-amorphized were very low (between  $4 \times 10^{-7}$  and  $7 \times 10^{-6} \text{ A/cm}^2$ ). However, the sheet resistances of these junctions were extremely high, making them unacceptable for use in actual devices.

Defect density as measured by plan-view TEM is relatively constant regardless of the PAI or P<sup>2</sup>LAD process conditions and varies between  $4.5 \times 10^{10}$  and  $1.5 \times 10^{11}$  defects/ $\text{cm}^2$ . However, large variations in the leakage current were observed as the separation between the junction depth and PAI end-of-range defects changed, as discussed above. This suggests that good junctions can be formed by SPE as long as the junction

depth and EOR are sufficiently separated, even though defects might still be present within the doped region. In order to satisfy the simultaneous requirement for ultra-shallow and low-leakage junctions, the PAI energy must be very low so that a reasonable P<sup>2</sup>LAD bias can be used, or a very high PAI energy must be used so the amorphized region is much deeper than the doped region.

#### CONCLUSION

An assessment of SPE annealing with Si<sup>+</sup> and Ge<sup>+</sup> pre-amorphization and BF<sub>3</sub> Pulsed Plasma Doping was conducted. The sheet resistance was found to decrease with increasing dose and with increasing P<sup>2</sup>LAD wafer bias as long as the dopant lies within the amorphized region. In addition, acceptable diode leakage current densities were measured when the junction depth is sufficiently displaced from the EOR region. Finally, SPE with Si<sup>+</sup> pre-amorphization appears to satisfy the requirements of the 45 nm technology node, suggesting that SPE is a promising, low-temperature activation technology for the future.

#### ACKNOWLEDGMENTS

The authors would like to thank J. Sonico and C. Herrera of VSEA for assistance in performing the P<sup>2</sup>LAD implants and SPE anneals, Tony Fiory of the New Jersey Institute of Technology for the diode leakage measurements, and the staff at Agere for helping to fabricate the diode test structures. In addition, the technical advice of D. Downey and E. Arevalo is appreciated.

#### REFERENCES

- [1] The International Technology Roadmap for Semiconductors. San Jose: Semiconductor Industry Association, 2001. (<http://www.public.itrs.net>).
- [2] C. M. Osburn, D. F. Downey, S. B. Felch and B. S. Lee, "Ultra-shallow junction formation using very low energy B and BF<sub>2</sub> sources," Proc. of 11<sup>th</sup> Int. Conf. on Ion Implantation Technology, pp. 607-610, 1997.
- [3] J. O. Borland, "Low temperature shallow junction formation for 70nm technology node and beyond," Mat. Res. Soc. Symp. Proc., vol. 717, pp. 3-14, 2002.
- [4] M.Y. Tsai and B. G. Streetman, "Recrystallization of implanted amorphous silicon layers. I. Electrical properties of silicon implanted with BF<sub>2</sub><sup>+</sup> or Si<sup>+</sup> + B<sup>+</sup>," J. Appl. Phys., vol. 50, pp. 183-187, January 1979.
- [5] M. B. Huang and I. V. Mitchell, "Boron redistribution in a shallow delta-doped Si structure after solid phase epitaxial growth," Appl. Phys. Lett., vol. 69, pp. 2734-2736, October 28, 1996.
- [6] T. Sheng, S. B. Felch and C. B. Cooper III, "Characteristics of a plasma doping system for semiconductor device fabrication," J. Vac. Sci. Technol., vol. B12, pp. 969-972, March/April 1994.
- [7] R. Murto, K. Jones, M. Rendon and S. Talwar, "An investigation of species dependence in germanium pre-amorphized and laser thermal annealed ultra-shallow abrupt junctions," 2000 Int. Conf. on Ion Implantation Technology Proc., pp. 182-185, 2000.
- [8] S. Talwar, S. Felch, D. Downey and Y. Wang, "Study of laser thermal processing (LTP) to meet sub 130 nm node shallow junction requirements," 2000 Int. Conf. on Ion Implantation Technology Proc., pp. 175-177, 2000.
- [9] H.-J. L. Gossmann, T. Feng, A. Agarwal, P. Frisella and L. M. Rubin, "Reverse diode leakage in spike-annealed ultra-shallow junctions," Mat. Res. Soc. Symp. Proc., vol. 669, p. J8.4.1, 2001.